IndiCore
Challenges
Playground
Login
Confirm Logout
Are you sure you want to log out?
2:1 Multiplexer
Design a 2:1 multiplexer using Verilog with inputs A, B, select S and output Y.
Run Simulation
Compiler Output
Waveform Viewer